# **CoDel-ACT:**

# Realizing CoDel AQM for Programmable Switch ASIC

Vedant Bothra, Aditya Peer, Vijay Kumar Singh, Mukulika Maity, Rinku Shah

2024 IFIP/IEEE Networking Conference June 4, 2024

**The Bufferbloat Problem** 



### State-of-the-art AQM

Use case	State-of-the-art AQM implementations	Flexible	Scalable (support >100s of Gbps)
Last-mile gateways	<ul> <li>Software switch implementations <sup>3–7</sup></li> <li>Linux kernel, DPDK, bmv2 switch</li> </ul>	V	Х
Backbone networks (Data centers & ISPs)	<ul> <li>Fixed function hardware <sup>8–11</sup></li> <li>Cisco/Arista switch, Cable modem</li> </ul>	Х	~
	<ul> <li>Programmable Network hardware<sup>1-2</sup></li> <li>Tofino switch, FPGA-based NIC</li> </ul>	V	~

References:

[1] R. Kundel et al., "P4-codel: Experiences on programmable data plane hardware," ICC 2021

[2] A. Sivaraman et al., "No silver bullet: Extending sdn to the data plane," in Proceedings of the Twelfth ACM Workshop on Hot Topics in

[3] S. Laki et al., "Towards an aqm evaluation testbed with p4 and dpdk, SIGCOMM 2019

[4] P. V or os et al., "T4p4s: A target-independent compiler for protocol-independent packet processors," HPSR 2018

[5] C. Papagianni and K. De Schepper, "Pi2 for p4: An active queue management scheme for programmable data planes," CoNext 2019

[6] G. Ramakrishnan et al., "Fq-pie queue discipline in the linux kernel: Design, implementation and challenges," LCN 2019

[7] R. Kundel et al., "P4-codel: Active queue management in programmable data planes," NFV-SDN 2018

[8] https://www.cisco.com/c/en/us/products/collateral/switches/catalyst-9000/white-paper-c11-742388.html

[9] https://www.arista.com/en/um-eos/eos-quality-of-service#xx1166435

[10] https://www-res.cablelabs.com/wp-content/uploads/2019/02/28094021/DOCSIS-AQMMay2014.pdf

[11] T. Høiland-Jørgensen, D. T aht, and J. Morton, "Piece of cake: a comprehensive queue management solution for home gateways," LANMAN 2018

[12] X. Du, K. Xu, L. Xu, K. Zheng, M. Shen, B. Wu, and T. Li, "R-aqm: Reverse ack active queue management in multitenant data centers," ToN 2022

#### Our focus

- 1. Backbone networks
- 2. CoDel AQM
  - Parameterless
  - Ease of configuration

# Controlled Delay (CoDel)



#### codel\_init() function



### codel\_update() function

# Does existing programmable switch-based CoDel design effectively solve Bufferbloat?



P4-CoDel<sup>1</sup> : Queue delay for 10 parallel TCP flows

### Average Queue delay = 8.3 ms

Does not maintain historical state!

References:

[1] R. Kundel et al., "P4-codel: Experiences on programmable data plane hardware," in ICC 2021.

### CoDel-ACT's Key Idea

### (Re)Design CoDel AQM

- Adapt packet drop rate
  - based on historical packet drop count
  - RFC-compliant
- Operates at line rates
  - Runs entirely in the data plane
- Amenable to be implemented on Intel Tofino switch

# Design challenge I

"Same register cannot be accessed across different switch pipeline stages"



# Design challenge II

"A packet can access a single register only once (either read/write/ RegisterAction)"



codel init() function

# Design challenge III

"High error rate for dropNext computation."



# **CoDel-ACT** design





#### **Register State Synchronization**

- First delay violation
  - Sync after codel\_init()
- Congestion cycle ends
  - Sync after codel\_update()

### **Evaluation Questions**

- 1. How does CoDel-ACT perform compared to state-of-the-art?
- 2. How **aggressive** is CoDel-ACT compared to state-of-the-art?
- 3. What is the impact of packet recirculation on **switch resource utilization**?

## Experiment setup



#### Setup:

- AMD Ryzen 9 5950X
- Aurora 610 Intel Tofino switch
- Congestion emulated by rate limit on Tofino'sTM

#### Workload/Tofino configuration:

- Parallel TCP flows using "iperf3"
- Emulated flow RTT using "tc"
- Total packet rate = 90% of bottleneck bandwidth

### CoDel-ACT vs. P4-CoDel performance



Varying number of flows: Average queue delay

- CoDel-ACT < TARGET
- P4-Codel exceeds TARGET

• Up to 43 %.



#### Varying RTT:

#### Average queue delay

- CoDel-ACT < TARGET
- P4-CoDel > TARGET

### How aggressive is CoDel-ACT compared to P4-CoDel?



Number of parallel TCP flows = 10 Bottleneck bandwidth = 100Mbps

CoDel-ACT drops more packets => more aggressive => Quick congestion recovery

### Conclusion

- Implemented RFC-compliant CoDel on Intel Tofino switch
- Compared to state-of-the-art
  - Average queue delay (152%)
  - Worst-case bandwidth wastage (4%)

### Future work

• Reduce state synchronization delays